Quantum Circuit Optimisation with the ZX-calculus

Ross Duncan Simon Perdrix Aleks Kissinger John van de Wetering Cambridge Quantum Computing Université de Lorraine Oxford University Radboud University Nijmegen

April 8, 2020

• We want to use quantum resources as efficiently as possible.

◆□ ▶ < 圖 ▶ < 圖 ▶ < 圖 ▶ < 圖 • 의 Q @</p>

- We want to use quantum resources as efficiently as possible.
- So quantum circuits should contain as few gates as possible.

- We want to use quantum resources as efficiently as possible.
- So quantum circuits should contain as few gates as possible.

・ロト・日本・モート モー うへぐ

Several important metrics:

- We want to use quantum resources as efficiently as possible.
- So quantum circuits should contain as few gates as possible.

- Several important metrics:
 - Gate-depth
 - 2-qubit gate count

- We want to use quantum resources as efficiently as possible.
- So quantum circuits should contain as few gates as possible.
- Several important metrics:
 - Gate-depth
 - 2-qubit gate count
 - Number of T gates: T-count

 $\left[T = R_Z(\frac{\pi}{4}) \right]$

Circuit diagrams



An example quantum circuit:



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Circuit identities



◆□▶ ◆□▶ ◆ □▶ ★ □▶ = □ の < ○

Gate commutation



◆□ > ◆□ > ◆臣 > ◆臣 > ○臣 ○ のへで

More circuit equalities



- ◆ □ ▶ ◆ ■ ▶ ◆ ■ ▶ ● ■ ● ● ● ●

And more circuit equalities

-S - A - = -A - S - $-\underline{H} - \underline{A} = -\underline{A} + \underline{X} + \underline{S} + \underline{S} + \underline{S} + \underline{S} - \cdot \omega$ $-S-A_{2} = -A_{2}-S-S-\cdot\omega$ $-H-B_{2} = -B_{1}$ $-\underline{H}_{B_4} = -\underline{B_2}$ $B_i = B_i$ $B_2 = B_3 + B_4$ $\overline{S} = B_{1} = B_{1} + \overline{S} = \overline{B_{1}} + \overline{S} = \overline{B_{2}} + \overline{B_{2}} + \overline{B_{2}} + \overline{B_{2}} = \overline{B_{2}} + \overline{B_{2}} +$ $B_{4} = B_{4} + B_{5} + B_{5}$ $= B_{3} + B$ -X - G - = -G - G-S-G- = -G-S-S-S- · w²

 $-\underline{S} - \underline{B_1} = -\underline{B_1} - \underline{H} - \underline{S} - \underline{H} - \underline{H} - \underline{S} - \underline{H} - \underline{H} - \underline{S} - \underline{H} - \underline$ $-S - B_2 = -B_3 - S - S - B - H - S$ $-\underline{S} - \underline{B_2} = -\underline{B_2} - \underline{S} - \underline{H} - \underline{H} - \underline{S} - \underline{H} - \underline{H} - \underline{S} - \underline{H} - \underline$ $-S - B_{4} = -B_{4} - B_{4} - B_{4}$ $B_1 = B_1 \overline{X}$ $B_1 = B_1 - X$ $B_4 = B_4 - X$

 $-\frac{1}{10} = -\frac{1}{10} = -\frac{10}{10} = -\frac{10$ *Selinger 2015

▲ロト ▲冊 ▶ ▲ ヨ ▶ ▲ ヨ ▶ ● の Q @

And even more circuit equalities



Things get messy because circuits are very rigid

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

Things get messy because circuits are very rigid

Enter ZX-diagrams

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

ZX-diagrams

What gates are to circuits, *spiders* are to ZX-diagrams.

(ロ)、

ZX-diagrams

What gates are to circuits, *spiders* are to ZX-diagrams.

Z-spider

$$|0\cdots 0\rangle\langle 0\cdots 0|$$

 $+e^{i\alpha} |1\cdots 1\rangle\langle 1\cdots 1|$
 $\vdots \alpha \vdots$

X-spider

$$|+\cdots+\rangle\!\!\langle+\cdots+|$$

 $+ e^{i\alpha} |-\cdots-\rangle\!\langle-\cdots-|$
 $\vdots \qquad \vdots$

ZX-diagrams

What gates are to circuits, *spiders* are to ZX-diagrams.



Quantum gates as ZX-diagrams

Every quantum gate can be written as a ZX-diagram:



Quantum gates as ZX-diagrams

Every quantum gate can be written as a ZX-diagram:



Universality

Any linear map between qubits can be represented as a ZX-diagram.

Rules for ZX-diagrams: The ZX-calculus



 $\alpha,\beta\in[\mathsf{0},2\pi]\text{, }\textbf{\textit{a}}\in\{\mathsf{0},\mathsf{1}\}$

▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 … のへで

Completeness of the ZX-calculus

Theorem (Vilmart 2018)

If two ZX-diagrams represent the same linear map, then they can be transformed into one another using the previous rules (and one additional one).

Completeness of the ZX-calculus

Theorem (Vilmart 2018)

If two ZX-diagrams represent the same linear map, then they can be transformed into one another using the previous rules (and one additional one).

So instead of dozens of circuit equalities, we just need a few simple rules.

• Write circuit as ZX-diagram.

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

- Write circuit as ZX-diagram.
- Turn it into graph-like ZX-diagram.

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

- Write circuit as ZX-diagram.
- Turn it into graph-like ZX-diagram.

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

Simplify the diagram.

- Write circuit as ZX-diagram.
- Turn it into graph-like ZX-diagram.
- Simplify the diagram.
- *Extract* a circuit from the diagram.

- PyZX is an open-source Python library.
- https://github.com/Quantomatic/pyzx
- It allows easy manipulation of large ZX-diagrams.

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

Graph-like diagrams





◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへ⊙

Graph-like diagrams



Now we are ready for simplification. The game: Remove as many interior vertices as possible.

・ロト ・ 理 ト ・ ヨ ト ・ ヨ ト

The tools: Local complementation and pivoting



▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 … のへで

Duncan, Kissinger, Perdrix, vdW (2019)

Example

Example result after simplification:





Example

Example result after simplification:



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

Problem: does not look a circuit.

Example

Example result after simplification:



Problem: does not look a circuit. Solution: all rewrites preserve *gflow*.

- Duncan, Perdrix, Kissinger, vdW (2019). Graph-theoretic Simplification of Quantum Circuits with the ZX-calculus.
- Backens, Miller-Bakewell, de Felice, Lobski, vdW (2020). There and back again: A circuit extraction tale.

Clifford simplification

Clifford circuits are reduced to a pseudo-normal form:



Clifford simplification

Clifford circuits are reduced to a pseudo-normal form:



This is equal to:



e.g. $\mathcal{P} | x_1, x_2, x_3, x_4 \rangle \mapsto | x_1 \oplus x_2, x_1 \oplus x_3, x_4, x_3 \rangle$.

Clifford normal form



- Extracts to circuit with 8 layers:
- H S CZ CNOT H CZ S H

▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 … のへで

Clifford normal form



- Extracts to circuit with 8 layers:
- H S CZ CNOT H CZ S H
- Asymptotically optimal number of free parameters, like normal form of [Maslov & Roetteler 2019].

・ロト ・ 理 ト ・ ヨ ト ・ ヨ ト ・ ヨ

Clifford normal form



- Extracts to circuit with 8 layers:
- H S CZ CNOT H CZ S H
- Asymptotically optimal number of free parameters, like normal form of [Maslov & Roetteler 2019].
- ▶ But additionally, linear nearest neighbour depth of 9n 2, a new record (Recently matched by [Bravyi & Maslov 2020]).

Non-Clifford optimisation

<ロ>

Non-Clifford optimisation

Additional rules for phase gadgets:



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Non-Clifford optimisation

Additional rules for phase gadgets:



Kissinger, vdW 2019: Reducing T-count with the ZX-calculus

T-count optimisation

 At time of publishing, our method improved upon previous best T-counts for 6/36 benchmark circuits — in one case by 50%.

T-count optimisation

 At time of publishing, our method improved upon previous best T-counts for 6/36 benchmark circuits — in one case by 50%.

 Combining with TODD [Heyfron & Campbell 2018] we improved T-counts for 20/36 circuits.

T-count optimisation

 At time of publishing, our method improved upon previous best T-counts for 6/36 benchmark circuits — in one case by 50%.

- Combining with TODD [Heyfron & Campbell 2018] we improved T-counts for 20/36 circuits.
- Note: [Zhang & Chen 2019] use a different method that achieves nearly identical T-counts.

CNOT optimisation

- Circuit extraction resynthesises two-qubit gates.
- Sometimes this is beneficial, but sometimes it is not.

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

CNOT optimisation

- Circuit extraction resynthesises two-qubit gates.
- Sometimes this is beneficial, but sometimes it is not.

 Can be circumvented using phase teleportation [Kissinger & vdW 2019].

CNOT optimisation

- Circuit extraction resynthesises two-qubit gates.
- Sometimes this is beneficial, but sometimes it is not.
- Can be circumvented using phase teleportation [Kissinger & vdW 2019].
- Improves on previous best for quantum chemistry circuits of [Cowtan et al. 2019].

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Using the ZX-calculus we found new techniques to improve depth, two-qubit gate count and T-count of realistic benchmark circuits.

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

Using the ZX-calculus we found new techniques to improve depth, two-qubit gate count and T-count of realistic benchmark circuits.

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Future work:

Allow routing for restricted architectures.

Using the ZX-calculus we found new techniques to improve depth, two-qubit gate count and T-count of realistic benchmark circuits.

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Future work:

- Allow routing for restricted architectures.
- Improve extraction to reduce CNOT count.

Using the ZX-calculus we found new techniques to improve depth, two-qubit gate count and T-count of realistic benchmark circuits.

Future work:

- Allow routing for restricted architectures.
- Improve extraction to reduce CNOT count.
- Find ways to incorporate ancillae.

Thank you for your attention

References

Duncan, Kissinger, Perdrix & vdW 2019, arXiv:1902.03178 Graph-theoretic Simplification of Quantum Circuits with the ZX-calculus

Kissinger & vdW 2019, arXiv:1903.10477 *Reducing T-count with the ZX-calculus*

Backens, Miller-Bakewell, de Felice, Lobski & vdW 2020, arXiv:2003.01664 There and back again: A circuit extraction tale

Heyfron & Campbell 2018, arxiv:1712.01557 An Efficient Quantum Compiler that reduces T count

Maslov & Roetteler 2018, arXiv:1705.09176 Shorter stabilizer circuits via Bruhat decomposition and quantum circuit transformations

Zhang & Chen 2019, arXiv:1903.12456 Optimizing T gates in Clifford+T circuit as $\pi/4$ rotations around Paulis

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Bravyi & Maslov 2020, arXiv:2003.09412 Hadamard-free circuits expose the structure of the Clifford group